



(11) Publication number:

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 03093243

(51) Intl. Cl.: **H01L 29/74** H01L 29/06

(22) Application date: 29.03.91

(30) Priority:

(43) Date of application

27.10.92

publication:

(84) Designated contracting

states:

(71) Applicant: NGK INSULATORS L'
NICHIGAI CERAMIC

(72) Inventor: ISHIBASHI CHIHIRO

MATSUOKA SUSUMU KATO KAZUAKI

KONDO TSUTOMU OGURA TAKEHISA


(74) Representative:

(54) **POWER SEMICONDUCTOR DEVICE**

(57) Abstract:

PURPOSE: To prevent positional deviation between stages in a power semiconductor device of multiple-layer stack type.

CONSTITUTION: When stacking a semiconductor substrate 1 in multiple layers along with thermal buffer portions 2 and 3 and an electrode portion 4 which are fixed on the upper and lower surfaces, a pin for preventing rotation 6 is provided at positive pole side thermal buffer portion 3 and then a hole 5 is provided at an electrode portion 4 at the lower-stage side for preventing rotation, thus preventing positional deviation between layers for eliminating troubles such as positional deviation of terminals, the





and the instability of electrical characteristics.

COPYRIGHT: (C)1992,JPO&Japio

